1.
Design and Implementation of Low Power 12-Bit 100-MS/S Pipelined ADC Using Open-Loop Residue Amplification. GJRE [Internet]. 2012 Jul. 15 [cited 2026 Jun. 6];12(F11):15-21. Available from: https://testing.engineeringresearch.org/index.php/GJRE/article/view/675